

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (03-01)

Approved for use through 10/31/2002. OMB 0651-0032

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. 1.53(b))

Attorney Docket No. PU010271

First Inventor Paul Gothard Knutson

Title Alternate Timing Signal for a Vestigial Sideband Modulator

Express Mail Label No. EJ816770051US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. ☒ Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original and a duplicate for fee processing)
2. ☐ Applicant claims small entity status.
See 37 CFR 1.27.
3. ☒ Specification [Total Pages 10]
(preferred arrangement set forth below)
 - Descriptive title of the invention
 - Cross Reference to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to sequence listing, a table, or a computer program listing appendix
 - Background of the invention
 - Brief Summary of the invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
4. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 3]
5. Oath or Declaration [Total Pages 1]
 - a. ☒ Newly executed (original or copy)
 - b. ☐ Copy from a prior application (37 CFR 1.63 (d))
(for a continuation/divisional with Box 18 completed)
 - i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
6. ☐ Application Data Sheet. See 37 CFR 1.76

ADDRESS TO:

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

7. ☐ CD-ROM or CD-R in duplicate, large table or Computer Program (Appendix)
8. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
 - a. ☐ Computer Readable Form (CRF)
 - b. Specification Sequence Listing on:
 - i. ☐ CD-ROM or CD-R (2 copies); or
 - ii. ☐ paper
 - c. ☐ Statements verifying identity of above copies

ACCOMPANYING APPLICATIONS PARTS

9. ☒ Assignment Papers (cover sheet & document(s))
10. ☐ 37 C.F.R. §3.73(b) Statement ☐ Power of Attorney
(when there is an assignee)
11. ☐ English Translation Document (if applicable)
12. ☒ Information Disclosure Statement (IDS)/PTO-1449 ☒ Copies of IDS Citations
13. ☐ Preliminary Amendment
14. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
15. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
16. ☐ Nonpublication Request under 35 U.S.C. 122 (b)(2)(B)(i). Applicant must attach form PTO/SB/35 or its equivalent.
17. ☐ Other: _____

18. If a **CONTINUING APPLICATION**, check appropriate box, and supply the requisite information below and in a preliminary amendment, or in an Application Data Sheet under 37 CFR 1.76:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP)

Prior application information: Examiner _____

of prior application No: _____ / _____

Group / Art Unit: _____

For **CONTINUATION** or **DIVISIONAL APPS** only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 5b, is considered a part of the disclosure of the accompanying or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.


17. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label

(Insert Customer No. or Attach Bar code label here)

or ☐ Correspondence address below

Name	JOSEPH S. TRIPOLI				
	THOMSON MULTIMEDIA LICENSING INC.				
Address	2 INDEPENDENCE WAY				
	P. O. BOX 5312				
City	PRINCETON	State	NJ	Zip Code	08543-5312
Country	USA	Telephone	(609) 734-9443	Fax	(609) 734-9700

Name (Print/Type)	Ronald H. Kurdyla	Registration No. (Attorney/Agent)	26,932
Signature		Date	Nov. 26, 2001

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**FEE TRANSMITTAL
for FY 2002**

Patent fees are subject to annual revision.

Complete if Known**TOTAL AMOUNT OF PAYMENT** (\$) 740

Application Number	
Filing Date	Herewith
First Named Inventor	P.G. Knutson
Examiner Name	N/A
Group / Art Unit	N/A
Attorney Docket No.	PU010271

METHOD OF PAYMENT (check one)

- 1.
- ☒
- The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Deposit
Account
Number

07-0832

Deposit
Account
Name

THOMSON multimedia Licensing Inc.

- ☒
- Charge Any Additional Fee Required
-
- Under 37 CFR 1.16 and 1.17
-
- ☐
- Applicant claims small entity status.
-
- See 37 CFR 1.27

- 2.
- ☐
- Payment Enclosed:

☐ Check ☐ Credit card ☐ Money
Order ☐ Other**FEE CALCULATION**

1. BASIC FILING FEE

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid
101	740	201	370	Utility filing fee	740
106	330	206	165	Design filing fee	
107	510	207	255	Plant filing fee	
108	740	208	370	Reissue filing fee	
114	160	214	80	Provisional filing fee	
SUBTOTAL (1)					(\$ 740)

2. EXTRA CLAIM FEES

	Total Claims	Extra Claims	Fee from below	Fee Paid
	7	-20 **	0	0
Independent Claims	2	-3 **	0	0
Multiple Dependent			0	0

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description
103	18	203	9	Claims in excess of 20
102	84	202	42	Independent claims in excess of 3
104	280	204	140	Multiple dependent claim, if not paid
109	84	209	42	** Reissue independent claims over original patent
110	18	210	9	** Reissue claims in excess of 20 and over original patent


SUBTOTAL (2) (\$) 0

**or number previously paid, if greater; For Reissues, see above

FEE CALCULATION (continued)

Fee Code	Large Entity Fee (\$)	Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid
105	130	205	65	Surcharge - late filing fee or oath	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet.	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for reexamination	
112	920*	112	920*	Requesting publication of SIR prior to Examiner action	
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for reply within first month	
116	400	216	200	Extension for reply within second month	
117	920	217	460	Extension for reply within third month	
118	1,440	218	720	Extension for reply within fourth month	
128	1,960	228	980	Extension for reply within fifth month	
119	320	219	160	Notice of Appeal	
120	320	220	160	Filing a brief in support of an appeal	
121	280	221	140	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive - unavoidable	
141	1,280	241	640	Petition to revive - unintentional	
142	1,280	242	640	Utility issue fee (or reissue)	
143	460	243	230	Design issue fee	
144	620	244	310	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Processing fee under 37 CFR 1.17 (q)	
126	180	126	180	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per property (times number of properties)	
146	740	246	370	Filing a submission after final rejection (37 CFR § 1.129(a))	
149	740	249	370	For each additional invention to be examined (37 CFR § 1.129(b))	
179	740	279	370	Request for Continued Examination (RCE)	
169	900	169	900	Request for expedited examination of a design application	
Other fee (specify) _____					
*Reduced by Basic Filing Fee Paid					
SUBTOTAL (3)					(\$ 0)

SUBMITTED BY**Complete (if applicable)**

Name (Print/Type)	Ronald H. Kurdyla	Registration No. Attorney/Agent	26,932	Telephone	609.734.9701
Signature				Date	November 26, 2001

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Alternate Timing Signal For A Vestigial Sideband Modulator

Field of the Invention

The present invention relates to the timing and synchronization function of a remodulator system.

Background of the Invention

High definition television (HDTV) broadcast standards are defined by the Advanced Television Systems Committee (ATSC) of the "Digital HDTV Alliance" formed by U.S. television vendors. The ATSC A/53 Digital Television Standard states that equipment used for transmitting HDTV signals requires a timing accuracy of 10 ppm. Consumer electronic devices such as Digital Video Disc (DVD) players which will be used in conjunction with a digital television receiver therefore require a clock or timebase signal of similar accuracy, the clock signal typically being supplied by an internal stand alone reference oscillator. The cost and complexity of such an oscillator is a significant contributor to the total cost of the completed device.

Multivalued symbol vestigial sideband (VSB) modulation in accordance with the ATSC standard is a known modulation method for digitally transmitting information data such as HDTV signals. The recovery of data from the transmitted VSB signal containing digital video and related information at a digital receiver inherently requires the implementation of three functions: timing recovery for symbol synchronization, carrier recovery (frequency demodulation) and equalization. Timing recovery is the process by which the receiver clock (timebase) is synchronized to the transmitter clock by decoding the timing signal which is embedded in the transmitted VSB signal.

An example of a device to perform this function is disclosed in U.S. Patent No. 5,943,369, entitled TIMING RECOVERY SYSTEM FOR A DIGITAL SIGNAL PROCESSOR, issued August 24, 1999 to Knutson et al. A device for receiving quadrature amplitude modulated signals representing successive symbols is disclosed in U.S. Patent No. 5,878,088, entitled DIGITAL VARIABLE SYMBOL TIMING RECOVERY SYSTEM FOR QAM, issued March 2, 1999, issued to Knutson

et al. The accuracy of the recovered timing signal is substantially equivalent to the accuracy of the transmitted VSB timing signal.

Brief Summary of the Invention

In accordance with the principles of the present invention, an accurate timing reference is derived from a broadcast VSB channel. In a consumer electronics context, for example, the reception and demodulation of the broadcast signal is performed by receiver circuitry within a digital image producing device such as a DVD player or Video Cassette Recorder (VCR). The VCR is tuned to a broadcast television channel containing the embedded symbol timing information and the symbol timing sequence or tone is decoded. The resulting timing information is sent to the VCR remodulator which uses the timing signal as the source for clock pulses or clock synchronization, thereby eliminating the need for a separate high accuracy reference oscillator within the VCR remodulator. During playback of a tape within the VCR, the VCR receiver is operating to provide the remodulator clock pulses needed to send digitized video information from the VCR to a suitable video display device, such as a digital television receiver.

In normal operation, the VCR receiver will operate continuously during the entire playback period to provide the necessary clock pulses to the remodulator in real time. In the absence of a broadcast signal, the VCR receiver may operate only to detect the broadcast timing signal during an initial acquisition or "pull-in" period.

Once the timing signal has been acquired, the control signal to the variable oscillator of the phase locked loop (PLL) could be frozen to approximate the required clock accuracy without the need for continuous reception of the broadcast VSB signal.

Brief Description of the Drawing

Figure 1 is a block diagram of a system for producing an alternate timing signal constructed in accordance with the principles of the present invention;

Figure 2 is a block diagram of an independent phase locked loop circuit utilized by the remodulator of the system depicted in Figure 1;

Figure 3 is a block diagram of a preferred analog signal timing recovery circuit

utilized in the system depicted in Figure 1; and

Figure 4 is a block diagram of a preferred digital signal timing recovery circuit that may be used instead of the circuit depicted in Figure 3.

Detailed Description of the Invention

5 Figure 1 is a block diagram of a reference signal producing device 10 which can provide a timing signal, thereby eliminating the need for a highly stable reference oscillator that would create a similar signal. The device 10 includes an RF signal input path 15 which is suitable for receiving a broadcast VSB signal 5 via antenna 12. The device 10 is configurable, and in the particular embodiment depicted here the
10 device 10 is housed as a subsystem of a consumer electronics device 20 such as a VCR, satellite broadcast receiver, computer, DVD player or on screen display (OSD) unit which typically sits atop or adjacent to a digital television receiver 25.

The broadcast VSB signal 5 is coupled to a VSB receiver 30 which includes a variable frequency oscillator (VFO) 32 and a demodulator 31. Specifically, the VSB
15 signal 5 contains a 10.76 MHz (or its second harmonic 21.52 MHz) clock signal 15 which, according to the relevant ATSC specification is accurate to within ten parts per million (for the 10.76 MHz signal). VFO 32 has a center frequency of 10.76 MHz but is accurate only to within one-hundred ppm.

The VFO 32 may be an analog device utilizing a crystal controlled oscillator, it
20 may be a voltage controlled oscillator receiving the correction signal 34 as a series of purely digital increments, or it may be a numerically controlled oscillator which controls clock enable signals and interpolators (discrete time sample rate converters) at the desired rate. An independent PLL could also be used which locks to the clock signal recovered from an independent receiver symbol timing recovery loop.

25 The demodulator 31 includes a phase locked loop (PLL) 33 which receives a reference clock signal 15 from the VSB signal 5, and generates an output clock signal CLOCK 35 having a desired frequency. The PLL 33 is coupled to and capable of adjusting the frequency of VFO 32 by generating a correction signal 34. The output signal 36 of VFO 32 is coupled to the PLL 33 and compared to the VSB signal
30 15 to verify the accuracy of VFO 32. When driven by an ATSC VSB signal, the PLL

33 generates a CLOCK 35 signal having an accuracy of within 10 ppm, otherwise the accuracy of the CLOCK 35 signal is within the 100 ppm accuracy of the VFO 32.

Figure 3 illustrates the signal timing recovery (STR) PLL 330 of a typical analog oscillator based VSB demodulator. In this embodiment, PLL 330 serves as a substitute for the PLL 33 of Figure 1 and analog VFO 320 is a substitute for the VFO 32 depicted in Figure 1. The timing reference component in the VSB broadcast signal 5 is digitized by an ADC 305. The digitized timing reference component is coupled to an STE timing error estimator 302. The STR timing error estimator 302 computes digital signal representing the error between the clock signal generated by the VFO 320 and the received timing reference signal 15. Loop filter 301 filters the error and generates a control signal 340 for the VFO 320. Because the VFO 320 is an analog VFO, a digital-to-analog converter (DAC) 300 is used to convert the numeric control signal 306 into a voltage control signal 340. Because the remodulator timing signal 35 is intended to have a substantially constant frequency, the STR loop is used to lock the phase of and additionally to track and eliminate drift in the remodulator clock signal 35 from the VFO 320.

In this embodiment, the effect of an outage of the received VSB signal 5 is minimized by introducing a VFO 320 control value 340 equal to the average recent locked value of the loop filter 301 output 306. Multiplexer 304 is switched automatically to the value stored in register 303 when the VSB signal 5 is absent or of poor quality. The register 303, in turn, receives control values from the loop filter 310 and maintains a running average of those values for a predetermined time interval. The insertion of the average value 307 obtained from register 303 will minimize the open loop output frequency change of VFO 320 for brief periods of VSB signal loss.

Figure 4 illustrates a fully digital symbol timing recovery phased locked loop 430. In Figure 4, the received timing reference signal 15 is digitized by an ADC 405 and the digitized timing reference component 410 is coupled to an STR phase error estimator 402 via an interpolator 406. The STR phase error estimator 402 generates a digital signal representing the phase error between the clock enabled samples 410 produced by the interpolator 406 and the remodulator clock signal 35 produced by the numerically-controlled-oscillator (NCO) 420. Loop filter 401 filters the error and

generates a control signal 409 for numerically controlled oscillator (NCO) 420. The NCO 420 generates a clock enable pulse 35 at the desired sample rate as well as a phase adjustment signal 407 used to interpolate the analog to digital samples to the desired sample rate. As in the analog case, multiplexer 404 can be used to supply the recent average locked value 411 of register 403 to NCO 420, thereby keeping NCO 420 close to the desired frequency in absence of a broadcast VSB signal 5.

Figure 2 illustrates the use of a phase locked loop 200 for providing a clock signal to the remodulator 40 which operates independently of the phase locked loop 33 within the demodulator 31 (of Figure 1). Referring back to Figure 1, the demodulator 31 has an integrated symbol timing recovery loop, including a phase locked loop 33, which generates a timing signal 35. The PLL 200 illustrated in Figure 2 locks to the receiver timing reference signal 35 from the demodulator 31 to generate timing pulses 206 for the remodulator 40. The phase/frequency detector 207 compares signal 35 with VFO output timing pulses 206 to generate a phase error signal 208. The phase error signal 208 is passed through loop filter 201 to generate a correction signal 205 to control the frequency of the VFO 220. Register 203 maintains a recent average value of the control signal 205, as described above. Multiplexer 204 selects correction signal 205 as long as timing reference signal 35 is present. Whenever timing reference signal 35 is interrupted, multiplexer 204 selects the average frequency value 202 from register 203 as the control signal for VFO 220. This approach separates the demodulator 31 and remodulator 40 phase locked loop subsystems.

Referring again to Figure 1, a remodulator 40 generates a VSB signal 60 representing digital television signal data. This VSB signal 60 is supplied to a television signal receiving device 25, which in the illustrated embodiment is a digital television receiver. The particular type of receiving device is not germane to the present invention and may be any such device. A selector 50 selects one source of a television signal. A first input terminal of the selector 50 receives the demodulated television signal 45 from the demodulator 31; a second input terminal of the selector is coupled to a source of data packets from an external source (not shown) representing a digital television signal; and a third input terminal of the selector 50 is coupled to an on-screen display (OSD) 70.

The primary purpose of PLL 33 is to provide an accurate time reference for the operation of the system illustrated in Fig. 1, including in particular the receiving device 25. While some VSB signal receivers may in fact be capable of adequate demodulation with an input signal having a clock accuracy of ± 100 ppm, the ATSC specification requires that VSB digital television signals be generated with a timing accuracy of ± 10 ppm. The VFO 32, however, has an accuracy of around only ± 100 ppm when operating in an open loop condition, that is when the VSB signal 15 is not being received by PLL 33. In that case the correction signal 34 which is normally coupled to VFO 32 would not be generated, and the enhanced ± 10 ppm accuracy due to the presence of the clock component in the VSB signal 15 would not be available. Instead the VFO 32 would depend entirely on its own inherent ± 100 ppm accuracy. In a closed loop configuration, that is when the VSB signal 15 is being received, the PLL 33 generates the correction signal 34. In the closed loop case, the VFO 32 has an accuracy substantially equal to the accuracy of the timing information contained within signal 15. By including the average locked value register (203,303,403), the open loop error of ± 100 ppm may be reduced, and may even approach or achieve the desired ± 10 ppm accuracy. However, even in this configuration, the VFO (32,220,320) frequency will still drift due to voltage, thermal and component variation. In either case the remodulator 40 always receives its primary timing information used for its remodulation functions from the output signal 35 of the PLL 33 (of Figure 1); PLL 200 (of Figure 2); PLL 330 (of Figure 3); or PLL 430 (of Figure 4).

The receiver 30 not only generates the timing signal 35 from the broadcast VSB signal 5, but the demodulator 31 also recovers whatever digital video, audio and data stream 45 was contained within the broadcast signal 5. The recovered data stream 45 is coupled to an input of source selector 50. The selected output signal 55 of source selector 50 may be coupled to the input terminal of VSB remodulator 40. The remodulator 40 serves to reconstruct the data stream 45 as appropriate to 8 value and 16 value VSB modulation signals 60, the signals 60 being coupled to the input of the digital television 25 for video and audio play.

Other inputs to the source selector 50 can include a VSB packet source 65 such as videotape player, computer, satellite receiver, data cable, stereo decoder or

DVD player. An additional input could be OSD source 70 for the display of menu and status information on the television 25.

What is claimed is:

1. A remodulator clock signal source, comprising:

a vestigial sideband demodulator, the demodulator being responsive to vestigial sideband transmissions containing timing information, the demodulator recovering the timing information; and

a signal path coupling the recovered timing information produced by the demodulator to a remodulator clock input so as to regulate the remodulator timing sequence.

2. A system comprising:

an input for receiving a modulated signal comprising timing information;
a demodulator coupled to the input for extracting the timing information;
a phase locked loop coupled to the demodulator for generating clock pulses in response to the timing information; and

a remodulator coupled to the phase locked loop for receiving the generated clock pulses.

3. The system of claim 2, further comprising a variable frequency oscillator, coupled to the phase locked loop, the variable frequency oscillator receiving a correction signal from the phase locked loop based upon the source of timing information, the variable frequency oscillator thereby having an accuracy substantially equal to the source of timing information.

4. The system of claim 3, wherein the phase locked loop further comprises:

a first closed loop operating condition characterized by the generation of the correction signal to the variable frequency oscillator based upon data from the timing information; and

a second open loop operating condition characterized by an absence of data from the timing information, thereby causing the variable frequency oscillator to operate without a correction signal.

5. The system of claim 4, further comprising:

a value register coupled to the variable frequency oscillator and maintaining a value substantially equal to the average value of the correction signal over a recent time interval; and

5 a multiplexer, the multiplexer selectively coupling the value from the value register to the variable frequency oscillator in the open loop operating condition, and coupling the correction signal from the phase locked loop to the variable frequency oscillator otherwise.

10 6. A system according to claim 2, wherein the modulated signal is a VSB modulated signal containing high definition television information.

7. A system according to claim 6, wherein the VSB modulated signal is in accordance with the ATSC standard.

15

ABSTRACT OF THE DISCLOSURE

A remodulator timing signal (35) is generated by a phase locked loop (33) which is coupled to a broadcast vestigial sideband signal (5). Within the signal (5) is highly accurate timing data which is coupled to a demodulator (31). Timing signals to the demodulator are provided by a variable frequency oscillator (32) which receives a correction signal from a phase locked loop (33) housed within the demodulator. The phase locked loop generates the correction signal by comparing the VFO output frequency (36) with the timing data embedded within the broadcast signal (5). A value register (203,303,403) maintains the recent average VFO frequency. A multiplexer (204,304,404) selects the value register data to control the VFO (32,220,320) in the absence of the broadcast timing data.




Fig. 1 - System




Fig. 2 - Independent




Fig. 3 - Preferred analog




Fig. 4 – Preferred digital

DECLARATION AND POWERS OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

Alternate Timing Signal For A Vestigial Sideband Modulator

the specification of which was filed on Herewith as Application Serial No. _____ and was amended on _____, or, if not identified here by filing date and serial number, is attached hereto.

I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 USC 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate by me or my representatives or assigns for this invention having a filing date before that of the application on which priority is claimed.

Application No. _____ in _____ on _____ priority claimed ☐ Yes ☐ No

Application No. _____ in _____ on _____ priority claimed ☐ Yes ☐ No

Application No. _____ in _____ on _____ priority claimed ☐ Yes ☐ No

I hereby claim the benefit under 35 USC 119(e) of any United States provisional application(s) as listed below.

Application No. _____ Filed _____

Application No. _____ Filed _____

I hereby claim the benefit under 35 USC 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 USC 112, I acknowledge the duty to disclose material information as defined in 37 CFR 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application

Serial No. _____ Filed _____ ☐ patented ☐ pending ☐ abandoned

Serial No. _____ Filed _____ ☐ patented ☐ pending ☐ abandoned

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 USC 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint, individually and collectively, the following as my/our attorney or agent with full power of substitution and revocation, to prosecute this application and to transact all business in the U.S. Patent and Trademark Office connected therewith:

Joseph S. Tripoli Registration No. 26,040 and

Joseph J. Laks Registration No. 27,914 and

Ronald H. Kurdyla Registration No. 26,932 and

Registration No. _____

PLEASE ADDRESS ALL


COMMUNICATIONS TO: **JOSEPH S. TRIPOLI**

PATENT OPERATIONS - GE AND RCA

LICENSING MANAGEMENT OPERATION, INC.

CN 5312

PRINCETON, NEW JERSEY 08543-0028

Sole or Joint Inventor (1)	<u>Paul Gothard Knutson</u> (Type or Print)	 (Signature in Full. No initials.)
Citizenship	<u>U.S.A.</u>	Date <u>11-26-2001</u>
Post Office Address	<u>5 Huron Way</u>	
Residence	<u>Lawrenceville, Mercer County, New Jersey 08648-4112</u>	
Sole or Joint Inventor (2)	_____ (Type or Print)	_____ (Signature in Full. No initials.)
Citizenship	_____	Date _____
Post Office Address	_____	
Residence	_____	
Sole or Joint Inventor (3)	_____ (Type or Print)	_____ (Signature in Full. No initials.)
Citizenship	_____	Date _____
Post Office Address	_____	
Residence	_____	